

PRINTER RUSH

(PTO ASSISTANCE)

Application : 10/045927 Examiner : Moazzami GAU : 2187
From: N/A Location: (IDC) FMF FDC Date: 7/29/05

Tracking #: 06118907-2 Week Date: 6-27-05

DOC CODE	DOC DATE	MISCELLANEOUS
<input type="checkbox"/> 1449	_____	<input type="checkbox"/> Continuing Data
<input type="checkbox"/> IDS	_____	<input type="checkbox"/> Foreign Priority
<input type="checkbox"/> CLM	_____	<input type="checkbox"/> Document Legibility
<input type="checkbox"/> IIFW	_____	<input type="checkbox"/> Fees
<input type="checkbox"/> SRFW	_____	<input type="checkbox"/> Other
<input type="checkbox"/> DRW	_____	
<input type="checkbox"/> OATH	_____	
<input type="checkbox"/> 312	_____	
<input checked="" type="checkbox"/> SPEC	<u>1-9-2002</u>	

[RUSH] MESSAGE: Blank lines / missing serial numbers in
text pages 1 and 2.

Please Resolve.

Thank You,
X/198

[XRUSH] RESPONSE: Done

INITIALS: 2/1

NOTE: This form will be included as part of the official USPTO record, with the Response document coded as XRUSH.

REV 10/04

**Method And Apparatus For Using Global Snooping To Provide Cache Coherence To
Distributed Computer Nodes In A Single Coherent System**

Cross-Reference to Related Applications

The following patent applications, all assigned to the assignee of this application,
5 describe related aspects of the arrangement and operation of multiprocessor computer systems
according to this invention or its preferred embodiment.

U.S. patent application serial number 10/1045798 by T. B. Berg et al.
(BEA919990003US1) entitled *Increased Computer Peripheral*
~~"Method And Apparatus For Increasing Requestor Throughput~~
By Using Data Available Withholding" was filed on January 9, 2002.

10 U.S. patent application serial number 10/1045821 by T. B. Berg et al.
(BEA920000018US1) entitled "Multi-level Classification Method For Transaction Address
Conflicts For Ensuring Efficient Ordering In A Two-level Snoopy Cache Architecture" was
filed on January 9, 2002.

15 U.S. patent application serial number 10/1045564 by S.G. Lloyd et al.
(BEA920000019US1) entitled "Transaction Redirection Mechanism For
Handling Late Specification Changes And Design Errors" was filed on January 9, 2002.

9.14.05
20 U.S. patent application serial number 10/1045797 by T. B. Berg et al.
(BEA920000020US1) entitled "Method And Apparatus For Multi-path Data Storage And
Retrieval" was filed on January 9, 2002.

25 U.S. patent application serial number 10/1045923 by W. A. Downer et al.
(BEA920000021US1) entitled "Hardware Support For Partitioning A Multiprocessor System
To Allow Distinct Operating Systems" was filed on January 9, 2002.

U.S. patent application serial number 10/1045925 by T. B. Berg et al.
(BEA920000022US1) entitled "Distributed Allocation Of System Hardware Resources
For Multiprocessor Systems" was filed on January 9, 2002.

U.S. patent application serial number 10/045926 by W. A. Downer et al.
(BEA920010030US1) entitled "Masterless Building Block Binding To Partitions" was filed on
January 9, 2002.

U.S. patent application serial number 10/045774 by W. A. Downer et al.
(BEA920010031US1) entitled "Building Block Removal From Partitions" was filed on January
9, 2002.

U.S. patent application serial number 10/045796 by W. A. Downer et al.
(BEA920010041US1) entitled "Masterless Building Block Binding To Partitions Using
Identifiers And Indicators" was filed on January 9, 2002.

Background Of The Invention

Technical Field

The present invention relates generally to computer data cache schemes, and more particularly to a method and apparatus for maintaining coherence between memories within a system having distributed shared memory when such system utilizes multiple data processors capable of being configured into separate, independent nodes in a system utilizing non-uniform memory access (NUMA) or system memory which is distributed across various nodes.

Description of the Related Art

In computer system designs utilizing more than one processor operating simultaneously in a coordinated manner, system memory which may be physically configured or associated with one group of such processors is accessible to other processors or processor groups in such system. Because of the demand for greater processing power within data processing systems, and due to the desire to have relatively small microprocessors work cooperatively sharing system components as a multi-processing system, there have been many attempts over the last several years to solve the problems inherent in maintaining coherence between memory devices which are accessible to more than one processing device or more than one system